- Bạn vui lòng tham khảo Thỏa Thuận Sử Dụng của Thư Viện Số
Tài liệu Thư viện số
Danh mục TaiLieu.VN
Lecture VLSI Digital signal processing systems: Chapter 3 - Keshab K. Parhi
In this chapter discuss the pipelining and parallel processing. The main contents of this chapter include all of the following: Pipelining of FIR digital filters, parallel processing, pipelining and parallel processing for low power.
32 p actvn 26/03/2017 359 2
Từ khóa: VLSI Digital signal processing systems, Digital signal, Digital signal processing, DSP systems, FIR Digital Filters, Parallel processing
Lecture VLSI Digital signal processing systems: Chapter 9 - Keshab K. Parhi
Strength reduction leads to a reduction in hardware complexity by exploiting substructure sharing and leads to less silicon area or power consumption in a VLSI ASIC implementation or less iteration period in a programmable DSP implementation. Strength reduction enables design of parallel FIR filters with a lessthan-linear increase in hardware.
50 p actvn 26/03/2017 346 2
Từ khóa: VLSI Digital signal processing systems, Digital signal, Digital signal processing, DSP systems, Algorithmic strength reduction, Parallel FIR filters
Lecture VLSI Digital signal processing systems: Chapter 10 - Keshab K. Parhi
Chapter 10 introduce the pipelined and parallel pecursive and adaptive filters. This chapter includes content: Pipelining in 1st-Order IIR Digital Filters, Pipelining in Higher-Order IIR Digital Filters, Parallel Processing for IIR Filters, Combined Pipelining and Parallel Processing for IIR Filters.
47 p actvn 26/03/2017 335 2
Từ khóa: VLSI Digital signal processing systems, Digital signal, Digital signal processing, DSP systems, Adaptive filters, Parallel pecursive
Lecture VLSI Digital signal processing systems: Chapter 13 - Keshab K. Parhi
Chapter 13 - Bit level arithmetic architectures. This chapter includes content: Parallel multipliers, parallel multiplication with sign extension, baugh-wooley multipliers, parallel multipliers with modified booth recoding, interleaved floor-plan and bit-plane-based digital filters, design of bit-serial multipliers using systolic mappings,...
38 p actvn 26/03/2017 358 2
Từ khóa: VLSI Digital signal processing systems, Digital signal, Digital signal processing, DSP systems, Bit level arithmetic architectures, Parallel multipliers
Đăng nhập
Bộ sưu tập nổi bật